2013-07-10 09:26:01 -04:00
|
|
|
/*******************************************************************************
|
2011-08-05 08:25:00 -04:00
|
|
|
|
2013-07-10 09:26:01 -04:00
|
|
|
Copyright(C) Jonas 'Sortie' Termansen 2011.
|
2011-08-05 08:25:00 -04:00
|
|
|
|
2013-07-10 09:26:01 -04:00
|
|
|
This file is part of Sortix.
|
2011-08-05 08:25:00 -04:00
|
|
|
|
2013-07-10 09:26:01 -04:00
|
|
|
Sortix is free software: you can redistribute it and/or modify it under the
|
|
|
|
terms of the GNU General Public License as published by the Free Software
|
|
|
|
Foundation, either version 3 of the License, or (at your option) any later
|
|
|
|
version.
|
2011-08-05 08:25:00 -04:00
|
|
|
|
2013-07-10 09:26:01 -04:00
|
|
|
Sortix is distributed in the hope that it will be useful, but WITHOUT ANY
|
|
|
|
WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
|
|
|
|
FOR A PARTICULAR PURPOSE. See the GNU General Public License for more
|
|
|
|
details.
|
2011-08-05 08:25:00 -04:00
|
|
|
|
2013-07-10 09:26:01 -04:00
|
|
|
You should have received a copy of the GNU General Public License along with
|
|
|
|
Sortix. If not, see <http://www.gnu.org/licenses/>.
|
2011-08-05 08:25:00 -04:00
|
|
|
|
2013-07-10 09:26:01 -04:00
|
|
|
uart.cpp
|
|
|
|
A simple serial terminal driver.
|
2011-08-05 08:25:00 -04:00
|
|
|
|
2013-07-10 09:26:01 -04:00
|
|
|
*******************************************************************************/
|
2011-08-05 08:25:00 -04:00
|
|
|
|
2014-01-03 20:34:16 -05:00
|
|
|
#include <stddef.h>
|
|
|
|
#include <stdint.h>
|
|
|
|
#include <string.h>
|
|
|
|
|
2013-05-12 18:23:24 -04:00
|
|
|
#include <sortix/kernel/cpu.h>
|
2014-03-03 12:22:30 -05:00
|
|
|
#include <sortix/kernel/ioport.h>
|
2013-10-26 20:42:10 -04:00
|
|
|
#include <sortix/kernel/kernel.h>
|
2013-05-12 18:23:24 -04:00
|
|
|
|
2011-08-05 08:25:00 -04:00
|
|
|
#include "vga.h"
|
|
|
|
#include "uart.h"
|
|
|
|
|
2014-01-03 20:34:16 -05:00
|
|
|
namespace Sortix {
|
|
|
|
namespace UART {
|
|
|
|
|
|
|
|
const unsigned TXR = 0; // Transmit register
|
|
|
|
const unsigned RXR = 0; // Receive register
|
|
|
|
const unsigned IER = 1; // Interrupt Enable
|
|
|
|
const unsigned IIR = 2; // Interrupt ID
|
|
|
|
const unsigned FCR = 2; // FIFO control
|
|
|
|
const unsigned LCR = 3; // Line control
|
|
|
|
const unsigned MCR = 4; // Modem control
|
|
|
|
const unsigned LSR = 5; // Line Status
|
|
|
|
const unsigned MSR = 6; // Modem Status
|
|
|
|
const unsigned DLL = 0; // divisor Latch Low
|
|
|
|
const unsigned DLM = 1; // divisor latch High
|
|
|
|
|
|
|
|
const unsigned LCR_DLAB = 0x80; // divisor latch access bit
|
|
|
|
const unsigned LCR_SBC = 0x40; // Set break control
|
|
|
|
const unsigned LCR_SPAR = 0x20; // Stick parity (?)
|
|
|
|
const unsigned LCR_EPAR = 0x10; // Even parity select
|
|
|
|
const unsigned LCR_PARITY = 0x08; // Parity Enable
|
|
|
|
const unsigned LCR_STOP = 0x04; // Stop bits: 0=1 bit, 1=2 bits
|
|
|
|
const unsigned LCR_WLEN5 = 0x00; // Wordlength: 5 bits
|
|
|
|
const unsigned LCR_WLEN6 = 0x01; // Wordlength: 6 bits
|
|
|
|
const unsigned LCR_WLEN7 = 0x02; // Wordlength: 7 bits
|
|
|
|
const unsigned LCR_WLEN8 = 0x03; // Wordlength: 8 bits
|
|
|
|
|
|
|
|
const unsigned LSR_TEMT = 0x40; // Transmitter empty
|
|
|
|
const unsigned LSR_THRE = 0x20; // Transmit-hold-register empty
|
|
|
|
const unsigned LSR_READY = 0x1;
|
|
|
|
|
|
|
|
const unsigned BASE_BAUD = 1843200 / 16;
|
|
|
|
const unsigned BOTH_EMPTY = LSR_TEMT | LSR_THRE;
|
|
|
|
|
|
|
|
unsigned ProbeBaud(unsigned port)
|
|
|
|
{
|
2014-03-03 12:22:30 -05:00
|
|
|
uint8_t lcr = inport8(port + LCR);
|
|
|
|
outport8(port + LCR, lcr | LCR_DLAB);
|
|
|
|
uint8_t dll = inport8(port + DLL);
|
|
|
|
uint8_t dlm = inport8(port + DLM);
|
|
|
|
outport8(port + LCR, lcr);
|
2014-01-03 20:34:16 -05:00
|
|
|
unsigned quot = dlm << 8 | dll;
|
|
|
|
|
|
|
|
return BASE_BAUD / quot;
|
|
|
|
}
|
|
|
|
|
|
|
|
void WaitForEmptyBuffers(unsigned port)
|
|
|
|
{
|
2014-03-03 12:22:30 -05:00
|
|
|
while ( (inport8(port + LSR) & BOTH_EMPTY) != BOTH_EMPTY );
|
2014-01-03 20:34:16 -05:00
|
|
|
}
|
|
|
|
|
|
|
|
const unsigned PORT = 0x3F8;
|
|
|
|
|
|
|
|
void Init()
|
2011-08-05 08:25:00 -04:00
|
|
|
{
|
2014-01-03 20:34:16 -05:00
|
|
|
unsigned baud = ProbeBaud(PORT);
|
|
|
|
|
2014-03-03 12:22:30 -05:00
|
|
|
outport8(PORT + LCR, 0x3); // 8n1
|
|
|
|
outport8(PORT + IER, 0); // No interrupt
|
|
|
|
outport8(PORT + FCR, 0); // No FIFO
|
|
|
|
outport8(PORT + MCR, 0x3); // DTR + RTS
|
2014-01-03 20:34:16 -05:00
|
|
|
|
|
|
|
unsigned divisor = 115200 / baud;
|
2014-03-03 12:22:30 -05:00
|
|
|
uint8_t c = inport8(PORT + LCR);
|
|
|
|
outport8(PORT + LCR, c | LCR_DLAB);
|
|
|
|
outport8(PORT + DLL, divisor >> 0 & 0xFF);
|
|
|
|
outport8(PORT + DLM, divisor >> 8 & 0xFF);
|
|
|
|
outport8(PORT + LCR, c & ~LCR_DLAB);
|
2014-01-03 20:34:16 -05:00
|
|
|
}
|
|
|
|
|
|
|
|
void Read(uint8_t* buffer, size_t size)
|
|
|
|
{
|
|
|
|
// Save the IER and disable interrupts.
|
2014-03-03 12:22:30 -05:00
|
|
|
unsigned ier = inport8(PORT + IER);
|
|
|
|
outport8(PORT + IER, 0);
|
2014-01-03 20:34:16 -05:00
|
|
|
|
|
|
|
for ( size_t i = 0; i < size; i++ )
|
2011-08-05 08:25:00 -04:00
|
|
|
{
|
2014-03-03 12:22:30 -05:00
|
|
|
while ( !(inport8(PORT + LSR) & LSR_READY) );
|
|
|
|
buffer[i] = inport8(PORT);
|
2011-08-05 08:25:00 -04:00
|
|
|
}
|
2014-01-03 20:34:16 -05:00
|
|
|
|
|
|
|
// Wait for transmitter to become empty and restore the IER.
|
|
|
|
WaitForEmptyBuffers(PORT);
|
2014-03-03 12:22:30 -05:00
|
|
|
outport8(PORT + IER, ier);
|
2011-08-05 08:25:00 -04:00
|
|
|
}
|
2014-01-03 20:34:16 -05:00
|
|
|
|
|
|
|
void Write(const void* b, size_t size)
|
|
|
|
{
|
|
|
|
const uint8_t* buffer = (const uint8_t*) b;
|
|
|
|
|
|
|
|
// Save the IER and disable interrupts.
|
2014-03-03 12:22:30 -05:00
|
|
|
unsigned ier = inport8(PORT + IER);
|
|
|
|
outport8(PORT + IER, 0);
|
2014-01-03 20:34:16 -05:00
|
|
|
|
|
|
|
for ( size_t i = 0; i < size; i++ )
|
|
|
|
{
|
|
|
|
WaitForEmptyBuffers(PORT);
|
2014-03-03 12:22:30 -05:00
|
|
|
outport8(PORT, buffer[i]);
|
2014-01-03 20:34:16 -05:00
|
|
|
}
|
|
|
|
|
|
|
|
// Wait for transmitter to become empty and restore the IER.
|
|
|
|
WaitForEmptyBuffers(PORT);
|
2014-03-03 12:22:30 -05:00
|
|
|
outport8(PORT + IER, ier);
|
2014-01-03 20:34:16 -05:00
|
|
|
}
|
|
|
|
|
|
|
|
void WriteChar(char c)
|
|
|
|
{
|
|
|
|
// Save the IER and disable interrupts.
|
2014-03-03 12:22:30 -05:00
|
|
|
unsigned ier = inport8(PORT + IER);
|
|
|
|
outport8(PORT + IER, 0);
|
2014-01-03 20:34:16 -05:00
|
|
|
|
|
|
|
WaitForEmptyBuffers(PORT);
|
|
|
|
|
2014-03-03 12:22:30 -05:00
|
|
|
outport8(PORT, c);
|
2014-01-03 20:34:16 -05:00
|
|
|
|
|
|
|
// Wait for transmitter to become empty and restore the IER.
|
|
|
|
WaitForEmptyBuffers(PORT);
|
2014-03-03 12:22:30 -05:00
|
|
|
outport8(PORT + IER, ier);
|
2014-01-03 20:34:16 -05:00
|
|
|
}
|
|
|
|
|
|
|
|
int TryPopChar()
|
|
|
|
{
|
|
|
|
// Save the IER and disable interrupts.
|
2014-03-03 12:22:30 -05:00
|
|
|
unsigned ier = inport8(PORT + IER);
|
|
|
|
outport8(PORT + IER, 0);
|
2014-01-03 20:34:16 -05:00
|
|
|
|
|
|
|
int result = -1;
|
|
|
|
|
2014-03-03 12:22:30 -05:00
|
|
|
if ( inport8(PORT + LSR) & LSR_READY )
|
|
|
|
result = inport8(PORT);
|
2014-01-03 20:34:16 -05:00
|
|
|
|
|
|
|
// Wait for transmitter to become empty and restore the IER.
|
|
|
|
WaitForEmptyBuffers(PORT);
|
2014-03-03 12:22:30 -05:00
|
|
|
outport8(PORT + IER, ier);
|
2014-01-03 20:34:16 -05:00
|
|
|
|
|
|
|
return result;
|
|
|
|
}
|
|
|
|
|
|
|
|
} // namespace UART
|
|
|
|
} // namespace Sortix
|